white electronic designs
!"#$ %&'(')
! "
#
$%&'() *!+
,
-
.+
$(*/ ++0
1 +
$(( ! -*#0+
/% /2& #
.
$"
3
"..
&4
"
5..
3
1 +
+
++ #
" ++
++ #
.
#!
++
-
*
,
6 -
,
2(6(((5
"7 2$%8++
"70
-1
##+
35 9 +
+ : (
..
+
+ .
6
.+
7
+ 6 +
-
+
; 1
35 (
#
9*
*! +
+
6
+
.
+
; *
. . .+
; 1
<
+
; 35 9 (
#
9 &'* +
6 $%&'()6 +.
# . %= 2 ; 1
(
.2&6 $6'%&'*"; 0 6 35 9 (
&'*"
6
-*#0; 1
>
+
?;"
.
@ ,
'(((!6
. +
+
; 1
(
%(*"a.$
a
(ab &'*"6
2ab2&*"; 1
2&
-*#0 6
; 1
.
6
2$%8 $&7"! 7;3
6
7
.+
; 1
(
.+
- =
-*#0 )5# 06
+ ;1
-.+ ...
+
6
+
; 35 9
35 9
;
7
!; 1
7
6
.
! .
; -
35
. .
.+ + 7;
*
+
,*-
white electronic designs
data bus q8-q15 data bus q0-q7 n x 28f640j5 device 0 device 1 device 3 device 2 device (n-2) device (n-1) address buffer a1-a25 b26, (b27..) wri q2 cl0 control logic ai qn rdi (a1-a25) (b26) attrib. mem cis e2prom 2kb management registers 0000h 4000h a24, a25, b26 at/reg enable ctrl q0 device pair 0 device pair 1 device pair (n/2 - 1) address register name configuration option register 4000h 4002h 4004h 4006h 4008h config. and status reg. we ce1 ce2 oe reg chn ch0 cln cl0 cln cl1 ch0 ch0 sr clr reg clr d5-d0=page number (pn) - page number (pn) - d7 d5 d6 d1 d3 d2 d4 d0 sres lvreq ch0 + a1-a23 address bus (a1-a25) manufacturer id intel 89 h device id 28f640j5 15 h r/busy r/b0 r/b(n-1) r/b1 vs2 vs1 10k n.c. n.c. vpp2 vpp1 vcc vcc gnd cd1 cd2 bvd1 bvd2 vcc open open wait open ce1, ce2, oe, we, reg: pull up typ 100k a 0, a25, reset: pull down typ 100k r/busy - open drain output (require pull up on host) a0 control i/o buffer data bus d8 - d15 data bus d0 - d7 q0-q7 mres configuration option register: a=4000h (read/write) mres sr clr reg clr reset circuit configuration option register: adrs=4000h d6 levelreq (not supported) - page number (pn) - d2 d4 d7 d6 d7 soft reset, active high 1=reset state 0=end reset state d0 d5 d1 d3 sres lvreq d5-d0 configuration index d5-d1 reserved d0 page number config. (pn) power on default = 0 d7 d3 d0 d6 d2 d4 d1 d5 d2 power down; active high 1 = place all memory devices in power down mode 0 = normal operation power on default=0 pwrdwn reserved reserved configuration status register: adrs=4002h read/write read/write d0 - d15 flf0 flash card based on strata flash 28f640j5 c 220k 10k vcc reset
white electronic designs
!!" # $ " !! !!#
!! !! !! %&
'(& % )
'!) *+ , ($$ ), - , .-/, - # !!
" !!
!!
!!
!!
!!
!!
!!
!!
!!
# !!" "
"
. .0 1 1
0
#
"
,( , -(! *
+ %23 %!4 %23 %!4 !! !! !!# #
!!
" "
!!
, ($$ ), -
,
.-/, -
!!
!!
!!
!!
,(
, -(!
%(5 %! 1 1 # 6 '! 0)0 7*+ " %23 %!4 % 89( 0
',
'/, /0
*+ ', '/, /0 *+
# "
0
! " ## $ % &&"
'" # ( % '" # & ) " " ## " * % #+* 5.0mm max. 0.197? 1.6mm 0.05 0.063? min. 10.0mm min. 0.400? 1.0mm 0.05 0.039? 85.6mm 0.20 3.370? 3.0mm 54.0mm 0.10 2.126? 1.0mm 0.05 0.039? substrate area interconnect area pin #1 pin #35 3.3mm 0.05? 0.130?
*
+
,*-
white electronic designs
:
.35 ;-;
0 !!-<$8'<99); 0 /(- !! 7 00!!9 /
!;9!!-<0 : .35
35.35
51%31 0!;: 0 !/ !;8('/ =
.35 !" # $ !4)00!!!=
! )00!!!/ 8 $ 6- =
7! :;!!00!! : *!; +/ .35
!" 04 7!- -- <9;99)0 / .35 % !" 04 7!- --7 ;99)0 / %&
'(& 35.35 & !&
0!!!< )9 !$-9 -;9!/ ;-; $ 0!;;0 ! )00$00!!!/ 7$ 0!;9 40!;99)0 !)7; )9 !704!/ =
35.35 #$ .4 0 ! 0/5;!!- ! )00 - ;0 /5;;!!; 9;!!- ! 00 !*$ :$ ;!! +/ . 35.35 %
$0< 0!;!!<; .0!70;;99) 0 / .!;-;>7$0 =$4 - ; 77 0?;2 !; )/ < 0 !0 $ 7$0!70;=;!!- 7 $ 7 ) 0-7$0>@< //
' (( ')
" ' 00 <, )0 / ,
% "& /",< 00) '
% .35 ! ( (
& " 04 7!- = !00!!99)!$0= 00$ ); <9(0* (+ %-!!/ %(5 .35 04;-;!- <$ 0-0 .7: < !/%!0! ! .7:70 <;99))/ 5 35.35 % 5;!!- !$ ;-; )<09$ )/7!!- / ', = ',
35.35 ! &)
"' 5;!!- !$ ;-;9(% 80 09$ )/ ,( =,(
35.35 )
"' <!;;!!0?<;0 b!, c9!/,( ,(
$ 0,0 / %23 )
"
$9) 4 << - '"
* (
+ +
(
+ (
% ' , , ' , , ( )8 1 1 d d d d 1-;:e 1-;:e d 1-;:e 1-;:e ') 00!! * ! + 1 1 1 1-;:e 4:') 1 -;:e 4:') 1 1 1 1 1-;:e :') 1-;:e , 00!!*!+ d 1 1 :') 4:') , 4:') :') ) 00!! 1 d 1 1 :') 1-;:e , 1-;:e % * ( )8 1 1 d d d d d d d d d ') 00!! * !+ 1 1 1 d 4:') d 4:') 1 1 1 1 d :') d d 00!!*!+ d 1 1 :') 4:') d 4:') :') ) 00!! 1 d 1 1 :') d d d
" - !"
white electronic designs
1
(
. +
- -*#06 * 2==c!; 3
+
-*#0 + 6
(
.
/
. ; $
a .
@ ,
@,! 0
b'((( .
,
,! 0
b '(($
.
. c!
(!
/
&'*";
0
.
-*#06
,
26
;
+
+
+
6 + + <
+ ; ,
(
+
.
; 1 +
(6
; +
.
+ .$
d
,
a 2;# < a
2,
+
+
-
+
; $;3
(,
,
+
+
.
-
+
,
%!
$ ,
;
e
.
#
/ ( !
.
/
6
/
&'*"; @ (
a (
(
(
2
a (
.(6
;
.+
+; @ $
f
>9
? 3
2- $!.
+
+
+
,-g ;3
(
+
; #.+
#! .+ ,
*
+
; +
+ h &'*" .
#
/ ;
%+ % # * , + ! ) % # + # +% # + # & *#- + % + * #
*
+
,*-
white electronic designs
+
++
.
/ 990 "fg"f (-59$ :"fg"f , -)$ 4, :"/,, g"/, , !$$ ), - 4, :"/,g/", .* /0+ +
+ # + + 1# 2 % # # # # % #%# + 30 * +0+ + # % 0 + %%# * !
" 0 ((
' +
+
1.(
1/
1 (2 1
1 1 , % =
= == " " " 9 , >, 96 0)0 >
""! , .-9 =
= == " "
" 9
99) 40! , ! =
= == " " " 9
99) 40! , .7: 7
"
" h , >, 96
" "" (- !>, " " %!>, *04+ " """ " ""
" , ( )
"/
"/ 9 , >, 96 *8(+
"/ "/ (- !>, "/ /" "/ / " /" / %!>",*04+ - 8(5! !i, >,jk=, >, j"/
,=,
>, j"/
, . #
/ 1 , #% 4 4 4 * ) , 5! ++ 1# #16 ! ( (3 (3 3 )3 & 2# " 7 '" 2 7 8!'9( +
+
1 ( (2 1
1 1 $ ?- =
j
" h , >, 8 d , >, $ ?- j
" h , >, 8 d , >, , $ 7, - " "/ , ,
$1-;, - "/6, , g"/ , , $ 7, - "/ , >/
9 ,
$1-;, - , :"/ , ,
>:
/"9 ,
, !
.-9 /
, 0?, - " + % * , , + % # ! 30# :- # # , 5 *#- 6 , * ; '<< =. , " 7 $
white electronic designs
$331 $431 &(!
". ( / +
+ ( (2 ( (2 *%+ % )0 59
""
" ! * + !! 00!!59
""
" ! *+ 00!!59
""
" ! *+ $ 00!!59 #" "" ! * + !!($59
" " ! *+ ($59 " " !
* + !!1 59
"
" !
*+ 1 59
"
" ! * + $1 <9 !!;- " " ! *+ $! 59<9 #" "" ! *+ $! 59<9 #" "" ! *+ $ 59<9 ! *+ $ 59<9 ! *%(5+ .7704)$ "" "" ! )/, >, -
( ' ( .( + + # ## + 0# >(/(4. ! #%# note 1 a [25::0], reg ce 1 , ce 2 note 1 d[15::0] oe t c (r) t a (a) t h (a) t a (ce) t v (a) t h (ce) t dis (oe) t dis (ce) data valid t su (ce) t su (a) t a (oe) t en (oe)
*
+
,*-
white electronic designs $331 $431 &(!
". ( / +
+ ( (2 ( (2 )0 59
""
" ! * + . ! ;
" " ! * + !!($59
" " ! * : 1+ !!($59< " " ! *: 1+ ($59< " " ! *: 1+ ($59< " " !
*+ 1 59 " " ! * + %0459 " " ! * + $! 59<9 #" "" ! *+ $! 59<9 #" "" ! * + $ 59<9 ! *+ $ 59<9 ! *: + $ ($<9 " " !
*: + $ 1 <9 " " ! *+ ($59<9 " " !
*+ 1 59
"
" ! * + %!04) -- 7 h! - ( ' ( .( + + # ## + 0# >(/(4. ! #%# a[25::0], reg t c (w) ce 1 , ce 2 oe d[15::0](d in ) t w (we) t su (a) note 1 data input t su (a-weh) t su (ce) note 1 t rec (we) t h (ce) t su (oe-we) t h (d) t en (we) d[15::0](d out ) we t su (ce-weh) t h (oe-we) t dis (oe) t dis (we) note 2 note 2 t su (d-weh) t en (oe)
white electronic designs
(
+
+
1 ( (2 1
1 1
').-99
= h! <<04 9 $ ') *!- '<<+
' 0?.-959*!-
" h! ')$-9099 + ' 0?.-959*!-
"/ !0 .-98 7 << 099 +
' 0?!59
/" !0
!(!$ 0)
h! 59% 2# + 1 2 7 !'( ! 30# + 1 & " % ? 2 +0+@ + %+#
* t w (rst) p2 rdy/bsy rst valid output t rec (rst) we read operation t whqv t rec (wel) write operation t whrh t whrl &(!
" +
+ ( (2 *%(5+ %!$ !1-;9 h! .
%(5 7! -!
.-9
0?: "" ! *%(5+ %! 7$ ) "" ! * + %!%04) -- 7 h!
1-;%&
'(&-- 7 "" !
*
+
,*-
white electronic designs
-
"
'& 2 (1 (% 8 . ( .8 % %-- l .8 & " 8' ( "& )
:( 29 ) ,! </< !*6$-+ 5' '
" ( =)$ ;!-= m! - " 5)$ ?;!- ( ' > 990 "fg"f > ! :"fg f (
"
""!
"! (! '
5 '
(&( (! "
(!
+ # # +- , + #+ +
#+ 53 46 + # , * +- , , #+ +
#+ 5)3 6 #* !<<< >(/(4. # , * +- , )3 %0
white electronic designs
000 " 8' "
8' " 8' " 8' " " "8' && "
'!
2"n7; 89) " '!
2"n7; 89) .0(70;*$ + " 5)$ = - " ' ?1!-5)$ " ' ?1!-5)$ %0!! 990 66
"
""!
"! &"
'" 1* * a:a # # * )3 (b # , )3 (b ( 1* , *- 5 6 2 *- 1* * # 5% *6 % > ## )3 ( 1 % % %+ # + ,- '
(
*
+
,*-
white electronic designs ) "
1 33- 5. ,o8 % "1 74-
1 77- 1 78- 1 9:- 1 43- . 1 93- " 1 97- 1 9;- "1 7<- 2
1 7 - 1 7<- 2 1 93- " 1 9$-
1 $ - : 1 $ - : 1 $ - : "1 9$-
1 94- 1 $3- (. 1 33- 5d5 1 79- 1 7- 1 43- . 1 48- & #"1 4$- % #
1 78- #1 7:- #1 7;- 1 # 1 47- 5 # 1 $3- (. #1 74- #1 7 - "1 74- 1 47- 5 1 4$- % 1 7- 1 7 - 1 78- 1 79- '"1 $3- (. '
1 77- '1 74- '1 49- ( ' 1 78- ' 1 7:- '1 7 - '1 49- ( "1 $3- (.
1 78-
"
) "
""1 "1 (5. o, "
1 "1 5. o p "1 1 2 (1>
"!* 407 + "1 1 %( ei8' 1
8' '1 8' 21 8' " 1 221 253. " 1 1 (5. ono "1 "1 5. o p "1 #1 5 : "1 1 5
2"n:
1 221 253. 1 1 (5. o, o 1 "1 5. o p 1
1 .%8:
""! 1 "1 40(l>
p')! 1 221 253. 1 1 (5. o,
"1 "1 5. o p
1 "
1 5. o'3(
1
1 5. o'(
1 "1 5. o%'(
1 "1 5. o '(
1 "1 5. o. %5
1 "1 2 (1, : 5% ,
1 221 253. "1
"1 (5. o8 2
1 "1 5. o p*"1+ 1 21 5. 8 o8 2i (' 1 "1 5. 8 o8 2i8(' 1 ""1 : +* . 1 ""1 / + * . 1 221 253. 1 1 (5. o2 "1 "1 5. o p
1 "1 5.o(e 1 1 5.o (5 1 1 5.o% % 1 "1 5.o% % 1 "1 5.o%8(p 1 #!- "= !" = & "1 39- 5. o p
1 33- 5.o d 1 33- 5.o2(*! 0+ 1 - 253. 1 #4- "=) # 1 7:- 5. o p 1 34- 5. ,o8 n%
white electronic designs
!
"# ) "
1 7 - 1 79- 1 7- 1 4$- % 1 43- . 1 7- "1 4$- %
1 7#- 1 47- 5 1 74- ) "
1 77- 1 $3- (. 1 33- 5d5 1 9#- "1 98- #
1 98- # 1 9;- 1 33- 5d5 1 - 2 (5 1 -
" ) "
""1 3#- "= ) "
1 39- 5. o p "1 4#- 2 (1>
"!* 407 + "1 - %( ei8'* $-+ " 1 - 253. " 1 38- "= 0 ) "1 3<- 5. o p "1 37- 89.-- <i
%
8 "1 4#- 2 (1>
"!
1 3:- 40(l6 1 3#- 68' 1 9 - g8' 1 - 253. 1 #- "=
1 3<- 5. o p 1 3#- 5.o(e
"1 33- 5.o (5* 6 !0$+
1 33- 5.o% %i (')
1 73- 5.o% %i 8(')
1 39- 5.o%8(pi
%-
1 - 253.
1 #;- "=> =
1 39- 5. o p
1 ;8- 5 : "1 #4- 5
2"n:
1 - 253. 1 #:- "= ) = 1 39- 5. o p 1 7$- .%8:
""! 1 3#- 40(l>
p')! 1 - 253. 1 # - "= ) '
"1 3:- 5. o p
1 3$- 5. o'3( ) "
1 #$- 5. o'( 1 3#- 5. o%'( 1 3#- 5. o '( 1 3#- 5. o. %5 1 3#- 2 (1, : 5% , 1 - 253. "1 $3- "=(
1 37- 5. o p*"1+ 1 <- 5. 8 o8 2i (' 1 3#- 5. 8 o8 2i8(' 1 33- : +* . 1 33- / + * . 1 #4- "=) # 1 7:- 5. o p "1 34- 5. ,o8 n%
1 33- 5. ,o8 % 1 74- 3 1 77- 1 78- 4 1 9:- c 1 43- > 1 93- < "1 9;- d
1 93- < 1 7<- a 1 7 - : 1 7<- a 1 93- < 1 9$- ! 1 $ - "1 $ -
1 $ - 1 9$- !
*
+
,*-
white electronic designs ) "
1 94- ' 1 $3- >.(3 1 33- 5d5 1 79- ( 1 7- #"1 43- > #
1 48- #1 4$-
#1 78- 4 # 1 7:- $ # 1 7;- e #1 47- 2 #1 $3- >.(3 "1 74- 3
1 7 - : 1 74- 3 1 79- ( 1 47- 2 1 4$-
1 7- 1 7 - '"1 78- 4 '
1 79- ( '1 $3- >.(3 '1 77- ' 1 74- 3 ' 1 49- '1 78- 4 '1 7:- $ "1 7 -
1 49- 1 $3- >.(3 1 78- 4 1 7 - 1 79- ( 1 7- 1 4$-
"1 43- >
1 7- 1 4$-
1 7#- . 1 47- 2 1 74- 3 1 77- 1 $3- >.(3 "1 33- 3 23f2
1 9#- 1 98- g 1 98- g ) "
1 9;- d 1 33- 5d5 1 - 2 (5 1 - "=
1 -
!
"#
white electronic designs
-*#0 *
+(
! ! "#
,
2 #
* $(62==% ,
$
*$c62=== ,
0
-
2(6
)
6$((( ,
'
+
;ci% 0
26$((( ,
(;@
.
* 2%6$(( +
22
|
